


TYPICAL APPLICATION



ABSOLUTE MAXIMUM RATING

Parameter	Value
Max Input Voltage (BUCK)	8V
Max Input Voltage (LDO)	12V
Max Operating Junction Temperature(Tj)	125°C
Ambient Temperature(Ta)	-40°C – 85°C
Maximum Power Dissipation	2W
Package Thermal Resistance (θjc)	DFN3X3-12 13°C / W
Package Thermal Resistance (θjA)	
Storage Temperature(Ts)	-40°C - 150°C
Lead Temperature & Time	260°C, 10S

Note: Exceed these limits to damage to the device. Exposure to absolute maximum rating conditions may affect device reliability.

PIN DESCRIPTION

PIN #	NAME	DESCRIPTION	PIN #	NAME	DESCRIPTION
1	VO1	Output Pin (3.3V LDO)	8	EN	Enable Pin (Buck)
2	NC	Not Connected	9	FB	Feedback Pin (Buck)
3	NC	Not Connected	10	GND	Ground Pin
4	VO2	Output Pin (1.8V LDO)	11	VDD	Input Pin (Buck)
5	VIN1	Input Pin (3.3V LDO)	12	SW	Switch Pin (Buck)
6	VIN2	Input Pin (1.8V LDO)	13	GND	Ground Pin (Thermal PAD)
7	GND	Ground Pin	14	VO2	Output Pin (1.8V LDO) (Thermal PAD)

ORDERING INFORMATION

PART No.	PACKAGE	Tape&Reel
BL8082CKATR□□□□	DFN3X3-12	3000/Reel

Note: □□□□: VO1&VO2 Output Voltage

RECOMMENDED WORK CONDITIONS

Parameter	Value
Input Voltage Range (BUCK)	Max. 7V
Input Voltage Range (LDO)	Max. 12V
Operating Junction Temperature(Tj)	Max. 125°C

ELECTRICAL CHARACTERISTICS

(Vin=5V, TA=25°C)
BL8082CKATR3318





Symbol	Parameter	Conditions	Min	Typ	Max	Unit
BUCK						
VDD	Input Voltage Range		2.6		7	V
Vref	Feedback Voltage	VDD=5V	0.588	0.6	0.612	V
I _{fb}	Feedback Leakage current			0.1	1	uA
I _q	Quiescent Current	Active, V _{fb} =0.65, No Switching		50		uA
		Shutdown			1	uA
LnReg	Line Regulation	VDD=2.7V to 5.5V		0.1	0.2	%/V
LdReg	Load Regulation	I _{out} =0.01 to 1A		0.1	0.2	%/A
F _{sw}	Switching Frequency			1.5		MHz
OVP	Input over voltage lockout			6.5		V
R _{dsonP}	PMOS R _{dson}			250	350	mohm
R _{dsonN}	NMOS R _{dson}			150	250	mohm
I _{limit}	Peak Current Limit		1.2	1.5	2	A
I _{load*}		VDD=5V, V _{out} =3.3V, I _{out} =0		75		uA
I _{swlk}	SW Leakage Current	V _{out} =6V, V _{SW} =0 or 6V, EN=0V			1	uA
I _{enlk}	EN Leakage Current				1	uA
V _{h_en}	EN Input High Voltage		1			V
V _{l_en}	EN Input Low Voltage				0.5	V
LDO						
VIN1	Input Voltage Range		VO1		12	V
VIN2	Input Voltage Range		VO2		12	V
VO1	Output Voltage	0≤I _{out} ≤1A, VIN1=4.7V	3.234	3.3	3.366	V
VO2	Output Voltage	0≤I _{out} ≤1A, VIN2=3.2V	1.764	1.8	1.836	V
LNR	Line Regulation	I _{out} =10mA, VO+1.4V≤VIN≤12V		0.15	0.3	%/V
ΔV _{out}	Load Regulation	VIN=VO+1.4V, 10mA≤I _{out} ≤1A		20	40	mV
V _{drop}	Dropout Voltage	I _{out} =100mA		1.23	1.3	V
		I _{out} =1A		1.3	1.4	V
I _{limit}	Current Limit		1			A
I _q	Quiescent Current	VIN =12V (LDO1 or LDO2)		1.5	3	mA
ΔV/ΔT	Temperature coefficient			±100		ppm

Note: *When Buck Duty cycle >80%, I_{load} will increase. e.g. VDD=3.6V/V_{out}=3.3V, I_{load}=1mA.



ELECTRICAL PERFORMANCE

Tested under $T_A=25^{\circ}\text{C}$, unless otherwise specified

BUCK



LDO



DETAILED DESCRIPTION

BUCK

Current Limit

There is a cycle-by-cycle current limit on the high-side MOSFET of 1.5A(typ). When the current flowing out of SW exceeds this limit, the high-side MOSFET turns off and the synchronous rectifier turns on. The buck utilizes a frequency fold-back mode to prevent overheating during short-circuit output conditions. The device enters frequency fold-back mode when the FB voltage drops below 200mV, limiting the current to 1.5A (typ) and reducing power dissipation. Normal operation resumes upon removal of the short-circuit condition.

Soft-start

The buck has a internal soft-start circuitry to reduce supply inrush current during startup conditions. When the device exits under-voltage lockout (UVLO), shutdown mode, or restarts following a thermal-overload event, the I soft-start circuitry slowly ramps up current available at SW.

UVLO and Thermal Shutdown

If VIN drops below 2.5V, the UVLO circuit inhibits switching. Once VIN rises above 2.6V, the UVLO clears, and the soft-start sequence activates. Thermal-overload protection limits total power dissipation in the device. When the junction temperature exceeds $T_J = +160^{\circ}\text{C}$, a thermal sensor forces the device into shutdown, allowing the die to cool. The thermal sensor turns the device on again after the junction temperature cools by 15°C , resulting in a pulsed output during continuous overload conditions. Following a thermal-shutdown condition, the soft-start sequence begins.

Setting Output Voltages

Output voltages are set by external resistors. The FB_threshold is 0.6V.

$$R_{TOP} = R_{BOTTOM}[(V_{OUT} / 0.6) - 1]$$

Input Capacitor Selection

The input capacitor in a DC-to-DC converter reduces current peaks drawn from the battery or other input power source and reduces switching noise in the controller. The impedance of the input capacitor at the switching frequency should be less than that of the input source so high-frequency

switching currents do not pass through the input source. The output capacitor keeps output ripple small and ensures control-loop stability. The output capacitor must also have low impedance at the switching frequency. Ceramic, polymer, and tantalum capacitors are suitable, with ceramic exhibiting the lowest ESR and high-frequency impedance. Output ripple with a ceramic output capacitor is approximately as follows:

$$V_{RIPPLE} = I_L(\text{PEAK})[1 / (2\pi \times f_{OSC} \times C_{OUT})]$$

If the capacitor has significant ESR, the output ripple component due to capacitor ESR is as follows:
 $V_{RIPPLE}(\text{ESR}) = I_L(\text{PEAK}) \times \text{ESR}$

LDO

The device has build-in modules including start-up circuit, bias circuit, bandgap, thermal shutdown, current limit, power transistors and driver circuit. Thermal shut down and current limit functions ensure reliability of device and power system.

The bandgap module provides stable reference voltage whose temperature coefficient is compensated by careful design considerations. The temperature coefficient is under 100 ppm/ $^{\circ}\text{C}$. The accuracy of output voltage is guaranteed by trimming technique.

Package input/output pin configuration can be customized on demand (i.e both output can share one input to save one input capacitor and corresponding PCB real estate).

THERMAL CONSIDERATIONS

Thermal consideration has to be taken account into to ensure proper function of the device. Power dissipation of BL8082 can be calculated as

$$\text{LDO1 Power Dissipation} = (V_{IN1} - V_{O1}) \times I_{O1}$$

$$\text{LDO2 Power Dissipation} = (V_{IN2} - V_{O2}) \times I_{O2}$$

$$\text{BUCK Power Dissipation} = V_{IN} \times I_{IN} \times 10\%$$

$$\text{Total Power Dissipation} = \text{LDO1 Power Dissipation} + \text{LDO2 Power Dissipation} + \text{BUCK Power Dissipation}$$

For proper function and safe operation of the device, LDO1 power dissipation is recommended to

be limited within 1W, LDO2 power dissipation is recommended to be limited within 1W, and total power dissipation is recommended to be limited within 2W. Due to the overall power consumption and heat of the chip, the individual pathway may not reach the maximum current due to temperature protection.

APPLICATION INFORMATION

Layout is critical to achieve clean and stable operation. The switching power stage and heat dissipation requires particular attention. Follow these guidelines for good PC board layout:

- 1) Place decoupling capacitors as close to the IC as possible
- 2) Connect input and output capacitors to the same power ground node with a star ground configuration then to IC ground.
- 3) Keep the high-current paths as short and wide as possible. Keep the path of switching current (CIN to VIN and CIN to GND) short. Avoid vias in the switching paths.
- 4) If possible, connect VIN1, VO1, VIN2, VO2, VIN, SW, and GND separately to a large copper area

to help cool the IC to further improve efficiency and long-term reliability. The proposed VIN1 and VO1 copper clad area of over 200 square mm (2 oz thickness).

- 5) Ensure all feedback connections are short and direct. Place the feedback resistors as close to the IC as possible.
- 6) Route high-speed switching nodes away from sensitive analog areas.




Fig1. DEMO PCB (Unit:mm)

PACKAGE OUTLINE

Package	DFN3X3-12	Devices per reel	3000	Unit	mm																																																																															
Package specification:																																																																																				
				<table border="1"> <thead> <tr> <th rowspan="2">SYMBOL</th> <th colspan="3">MILLIMETER</th> </tr> <tr> <th>MIN</th> <th>NOM</th> <th>MAX</th> </tr> </thead> <tbody> <tr> <td>A</td> <td>0.70</td> <td>0.75</td> <td>0.80</td> </tr> <tr> <td>A1</td> <td>—</td> <td>0.02</td> <td>0.05</td> </tr> <tr> <td>b</td> <td>0.15</td> <td>0.20</td> <td>0.25</td> </tr> <tr> <td>b1</td> <td colspan="3">0.14REF</td> </tr> <tr> <td>c</td> <td>0.18</td> <td>0.20</td> <td>0.25</td> </tr> <tr> <td>D</td> <td>2.90</td> <td>3.00</td> <td>3.10</td> </tr> <tr> <td>D1</td> <td>0.26</td> <td>0.31</td> <td>0.36</td> </tr> <tr> <td>D2</td> <td>0.75</td> <td>0.85</td> <td>0.95</td> </tr> <tr> <td>D3</td> <td>0.32</td> <td>0.42</td> <td>0.52</td> </tr> <tr> <td>D4</td> <td>0.95</td> <td>1.05</td> <td>1.15</td> </tr> <tr> <td>e</td> <td colspan="3">0.45BSC</td> </tr> <tr> <td>Nd</td> <td colspan="3">2.25BSC</td> </tr> <tr> <td>E</td> <td>2.90</td> <td>3.00</td> <td>3.10</td> </tr> <tr> <td>E2</td> <td>1.50</td> <td>1.60</td> <td>1.70</td> </tr> <tr> <td>L</td> <td>0.30</td> <td>0.40</td> <td>0.50</td> </tr> <tr> <td>L1</td> <td colspan="3">0.10REF</td> </tr> <tr> <td>h</td> <td>0.30</td> <td>0.35</td> <td>0.40</td> </tr> <tr> <td>L/平版热尺寸图</td> <td colspan="3">50X75/42X75</td> </tr> </tbody> </table>		SYMBOL	MILLIMETER			MIN	NOM	MAX	A	0.70	0.75	0.80	A1	—	0.02	0.05	b	0.15	0.20	0.25	b1	0.14REF			c	0.18	0.20	0.25	D	2.90	3.00	3.10	D1	0.26	0.31	0.36	D2	0.75	0.85	0.95	D3	0.32	0.42	0.52	D4	0.95	1.05	1.15	e	0.45BSC			Nd	2.25BSC			E	2.90	3.00	3.10	E2	1.50	1.60	1.70	L	0.30	0.40	0.50	L1	0.10REF			h	0.30	0.35	0.40	L/平版热尺寸图	50X75/42X75		
SYMBOL	MILLIMETER																																																																																			
	MIN	NOM	MAX																																																																																	
A	0.70	0.75	0.80																																																																																	
A1	—	0.02	0.05																																																																																	
b	0.15	0.20	0.25																																																																																	
b1	0.14REF																																																																																			
c	0.18	0.20	0.25																																																																																	
D	2.90	3.00	3.10																																																																																	
D1	0.26	0.31	0.36																																																																																	
D2	0.75	0.85	0.95																																																																																	
D3	0.32	0.42	0.52																																																																																	
D4	0.95	1.05	1.15																																																																																	
e	0.45BSC																																																																																			
Nd	2.25BSC																																																																																			
E	2.90	3.00	3.10																																																																																	
E2	1.50	1.60	1.70																																																																																	
L	0.30	0.40	0.50																																																																																	
L1	0.10REF																																																																																			
h	0.30	0.35	0.40																																																																																	
L/平版热尺寸图	50X75/42X75																																																																																			
		<p>EXPOSED THERMAL PAD ZONE</p>		<p>BOTTOM VIEW</p>																																																																																